( en | de | ru )

 

Disambiguation of "Bontorin, Guilherme"

Author of the publication

copydeleteadd this publication to your clipboard
A real-time setup for multisite signal recording and processing in living neural networks.

, , , , , , and . ISCAS, page 2953-2956. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Guilherme Lepski

A comparative analysis of human adult mesenchymal and fetal neuronal stem cells with regard to their neurogenic potential. Uni Freiburg, (2009)

Guilherme Bittencourt

Guilherme Montibeller

Guilherme Fromm

Guilherme Hoefel

 

Other publications of authors with the same name

Low noise and low cost neural amplifiers., , and . ICECS, page 1324-1327. IEEE, (2007)Energy-efficient Level Shifter topology., , , , , and . PATMOS, page 148-151. IEEE, (2015)A novel approach to reduce power consumption in level shifter for Multiple Dynamic Supply Voltage., , , and . ICECS, page 715-718. IEEE, (2013)Low Latency FPGA Implementation of Izhikevich-Neuron Model., , , and . IESS, volume 523 of IFIP Advances in Information and Communication Technology, page 210-217. Springer, (2015)A real-time setup for multisite signal recording and processing in living neural networks., , , , , , and . ISCAS, page 2953-2956. IEEE, (2008)Overhead for independent net approach for Global Routing., , and . LASCAS, page 1-4. IEEE, (2015)Exploring more efficient architectures for Multiple Dynamic Supply Voltage designs., , , and . LASCAS, page 1-4. IEEE, (2014)A nonlinear placement for FPGAs: The chaotic place., , and . LASCAS, page 1-4. IEEE, (2018)Reducing the amount of transistors by gate merging., , and . LASCAS, page 1-4. IEEE, (2018)DHyANA: A NoC-based neural network hardware architecture., , , , and . ICECS, page 177-180. IEEE, (2016)