( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Two-parallel concatenated BCH super-FEC architecture for 100-GB/S optical communications.

, , , , , , и . SiPS, стр. 036-039. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hanho Jeon

Bernhard Hanhoff

Heike Hanhörster

Heinrich Hanholz

Ingrid Hanhoff

 

Другие публикации лиц с тем же именем

High-performance iterative BCH decoder architecture for 100 Gb/s optical communications., и . ISCAS, стр. 1344-1347. IEEE, (2013)Two bit-level pipelined viterbi decoder for high-performance UWB applications., и . ISCAS, стр. 1012-1015. IEEE, (2008)Low-cost variable-length FFT processor for DVB-T/H applications., и . APCCAS, стр. 752-755. IEEE, (2010)A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform., и . IEICE Trans. Inf. Syst., 90-D (12): 1932-1938 (2007)A High-Speed Two-Parallel Radix-24 FFT/IFFT Processor for MB-OFDM UWB Systems., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (4): 1206-1211 (2008)Parallel architecture for concatenated polar-CRC codes., и . ISOCC, стр. 173-174. IEEE, (2017)Area-Efficient Number Theoretic Transform Architecture for Homomorphic Encryption., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (3): 1270-1283 (марта 2023)Hamming-Distance Trellis Min-Max-Based Architecture for Non-Binary LDPC Decoder., , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (7): 2390-2394 (июля 2023)Two-Extra-Column Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes., и . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1787-1791 (2017)Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design., и . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1337-1341 (2013)