Author of the publication

Optimizing test architecture of 3D stacked ICs for partial stack/complete stack using hard SoCs.

, , and . IDT, page 1-3. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

BIST Design for Detecting Multiple Stuck-Open Faults in CMOS Circuits Using Transition Count., , and . J. Comput. Sci. Technol., 17 (6): 731-737 (2002)Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2^m)., , , and . IEEE Trans. Computers, 57 (9): 1289-1294 (2008)Design of Content Addressable Memory Architecture Using Carbon Nanotube Field Effect Transistors., , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 233-242. Springer, (2012)A testing scheme for mixed-control based reversible circuits., , and . ISED, page 96-100. IEEE, (2016)Diagnosis of SMGF in ESOP Based Reversible Logic Circuit., , , , and . ISED, page 89-93. IEEE Computer Society, (2014)Hausdorff Distance Driven L-Shape Matching Based Layout Decomposition for E-Beam Lithography., , and . VDAT, volume 711 of Communications in Computer and Information Science, page 287-295. Springer, (2017)All optical implementation of Mach-Zehnder interferometer based reversible sequential circuit., , and . VDAT, page 1-2. IEEE, (2014)Synthesis aware sample preparation techniques using random sample sets in DMFB., , and . VDAT, page 1-6. IEEE, (2016)3D integration in biochips: New proposed architectures for 3D applications in ATDA based digital microfluidic biochips., , , , and . DTIS, page 1-6. IEEE, (2015)A heuristic method for obstacle avoiding group Steiner tree construction., , , , and . SLIP, page 21. ACM, (2012)