Author of the publication

A Framework for Architecture-Level Lifetime Reliability Modeling.

, , , , and . DSN, page 534-543. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Looking Forward to Bright New Beginnings.. IEEE Micro, 23 (1): 5-6 (2003)Power Wall.. Encyclopedia of Parallel Computing, Springer, (2011)Parallel Simulation and Test of VLSI Array Logic.. AWOC, volume 319 of Lecture Notes in Computer Science, page 301-311. Springer, (1988)Preface.. IBM J. Res. Dev., 41 (3): 204 (1997)Power-performance simulation: design and validation strategies., , and . SIGMETRICS Perform. Evaluation Rev., 31 (4): 13-18 (2004)A Novel Technique for Efficient Parallel Implementation of a Classical Logic/Fault Simulation Problem.. IEEE Trans. Computers, 37 (12): 1569-1577 (1988)Challenges in processor modeling and validation Guest Editors?? introduction., , and . IEEE Micro, 19 (3): 9-14 (1999)Computer architecture research: Shifting priorities and newer challenges.. IEEE Micro, 24 (6): 5 (2004)Guest Editors' Introduction: Power and Complexity Aware Design., , and . IEEE Micro, 23 (5): 8-11 (2003)Design and Integration: Chip- and System-Level Challenges.. IEEE Micro, 23 (3): 5 (2003)