( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Performance Embedded Architecture and Compilation Roadmap.

, , , , , , , , , , и . Trans. High Perform. Embed. Archit. Compil., (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Salvador Navarro Navarro

Hamza Nachouane

Georg Nachod

Heinz Nachod

Martin Navarro

 

Другие публикации лиц с тем же именем

Implementation of a Reverse Time Migration kernel using the HCE High Level Synthesis tool., , , и . FPT, стр. 1-8. IEEE, (2011)Automatic execution of single-GPU computations across multiple GPUs., , , , , и . PACT, стр. 467-468. ACM, (2014)Comparison based sorting for systems with multiple GPUs., , , , , , и . GPGPU@ASPLOS, стр. 1-11. ACM, (2013)Runtime and Architecture Support for Efficient Data Exchange in Multi-Accelerator Applications., , , , , и . IEEE Trans. Parallel Distributed Syst., 26 (5): 1405-1418 (2015)Assessing Accelerator-Based HPC Reverse Time Migration., , , , , , , , , и 2 other автор(ы). IEEE Trans. Parallel Distributed Syst., 22 (1): 147-162 (2011)Counter-Based Power Modeling Methods: Top-Down vs. Bottom-Up., , , , и . Comput. J., 56 (2): 198-213 (2013)Enabling preemptive multiprogramming on GPUs., , , , , и . ISCA, стр. 193-204. IEEE Computer Society, (2014)Cetra: A trace and analysis framework for the evaluation of Cell BE systems., , , и . ISPASS, стр. 43-52. IEEE Computer Society, (2009)Analysis of Several Scheduling Algorithms under the Nano-Thread Programming Model., , , и . IPPS, стр. 281-287. IEEE Computer Society, (1997)Java Virtual Machine: the key for accurated memory prefetching., , , и . Software Engineering Research and Practice, стр. 933-939. CSREA Press, (2006)