( en | de | ru )

 

Disambiguation of "Mahlke, Scott A."

Author of the publication

copydeleteadd this publication to your clipboard
Maximally permissive deadlock avoidance for multithreaded computer programs (Extended abstract).

, , , , , , and . CASE, page 37-41. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Reiner Mahlke

Martina Christine Scotti

Pierre-François Scotto

Peter Scott

Hugo Mahlke

 

Other publications of authors with the same name

Gadara: Dynamic Deadlock Avoidance for Multithreaded Programs., , , , and . OSDI, page 281-294. USENIX Association, (2008)Scratch That (But Cache This): A Hybrid Register Cache/Scratchpad for GPUs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2779-2789 (2018)Low-cost prediction-based fault protection strategy., , , and . CGO, page 30-42. ACM, (2020)Cost-efficient soft error protection for embedded microprocessors., , , and . CASES, page 421-431. ACM, (2006)Scalable subgraph mapping for acyclic computation accelerators., , , and . CASES, page 147-157. ACM, (2006)Sentinel Scheduling for VLIW and Superscalar Processors., , , , , , and . ACM Trans. Comput. Syst., 11 (4): 376-408 (1993)preliminary version: ASPLOS 1992: 238-247.Embracing heterogeneity with dynamic core boosting., and . Conf. Computing Frontiers, page 10:1-10:10. ACM, (2014)Increasing hardware efficiency with multifunction loop accelerators., , , and . CODES+ISSS, page 276-281. ACM, (2006)Processor Acceleration Through Automated Instruction Set Customization., , and . MICRO, page 129-140. IEEE Computer Society, (2003)WarpPool: sharing requests with inter-warp coalescing for throughput processors., , , , , , and . MICRO, page 433-444. ACM, (2015)