Author of the publication

Reconfigurable hardware for efficient implementation of programmable FIR filters.

, , , and . ICASSP, page 3005-3008. IEEE, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mixed-Mode Continuous-Time Video Acquisition Filters., , , and . ISCAS, page 775-778. IEEE, (1994)Low-power equalizer architectures for high-speed modems., and . IEEE Commun. Mag., 36 (10): 118-126 (1998)The use of reduced two's-complement representation in low-power DSP design., , , and . ISCAS (1), page 77-80. IEEE, (2002)A low power adaptive filter using dynamic reduced 2's-complement representation., , , and . CICC, page 141-144. IEEE, (2002)A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fsrms Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS., , , , , , , , , and 5 other author(s). ISSCC, page 451-453. IEEE, (2021)Frequency-interleaving technique for high-speed A/D conversion., , , and . ISCAS (1), page 857-860. IEEE, (2003)A low-power 128-tap digital adaptive equalizer for broadband modems., , , and . IEEE J. Solid State Circuits, 32 (11): 1777-1789 (1997)A low complexity joint equalizer and decoder for 1000Base-T Gigabit Ethernet., and . CICC, page 465-468. IEEE, (2000)10.7 A 64GS/s 4×-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters., , , , , , , , , and 1 other author(s). ISSCC, page 176-178. IEEE, (2021)The Design of CMOS Transconductor for High Frequency Continuous-Time Filter Applications., , , and . ISCAS, page 513-516. IEEE, (1994)