( en | de | ru )

 

Disambiguation of "Moradi, Amir"

Author of the publication

copydeleteadd this publication to your clipboard
Static power side-channel analysis of a threshold implementation prototype chip.

, , and . DATE, page 1324-1329. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Moradi

Hadis Moradi

Babak Moradi

Ilan Moradi

Golmorad Moradi

 

Other publications of authors with the same name

Shuffle and Mix: On the Diffusion of Randomness in Threshold Implementations of Keccak., , and . IACR Cryptology ePrint Archive, (2018)Lightweight Cryptography and DPA Countermeasures: A Survey., and . Financial Cryptography Workshops, volume 6054 of Lecture Notes in Computer Science, page 68-79. Springer, (2010)Evaluating the Duplication of Dual-Rail Precharge Logics on FPGAs., , and . COSADE, volume 9064 of Lecture Notes in Computer Science, page 81-94. Springer, (2015)Dual-rail transition logic: A logic style for counteracting power analysis attacks., , and . Comput. Electr. Eng., 35 (2): 359-369 (2009)Masked SABL: A Long Lasting Side-Channel Protection Design Methodology., , , and . IEEE Access, (2021)Generic Hardware Private Circuits Towards Automated Generation of Composable Secure Gadgets., , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022 (1): 323-344 (2022)Spin Me Right Round Rotational Symmetry for FPGA-Specific AES., , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2018 (3): 596-626 (2018)Hardware Masking, Revisited., , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2018 (2): 123-148 (2018)Low-Latency Hardware Private Circuits., and . CCS, page 1799-1812. ACM, (2022)Second-Order Low-Randomness d + 1 Hardware Sharing of the AES., , and . CCS, page 815-828. ACM, (2022)