( en | de | ru )

 

Disambiguation of "Yamaguchi, Hisakatsu"

Author of the publication

copydeleteadd this publication to your clipboard
20-GHz Quadrature Injection-Locked LC Dividers With Enhanced Locking Range.

, , , , , and . IEEE J. Solid State Circuits, 43 (3): 610-618 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shigeo Yamaguchi

Fabian Yamaguchi

Ichiro Yamaguchi

Ichiro Yamaguchi

Yoko Yamaguchi

 

Other publications of authors with the same name

Loop Gain Adaptation for Optimum Jitter Tolerance in Digital CDRs., , , , and . IEEE J. Solid State Circuits, 53 (9): 2696-2708 (2018)18-GHz Clock Distribution Using a Coupled VCO Array., , , , , and . IEICE Trans. Electron., 90-C (4): 811-822 (2007)A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 40 (4): 978-985 (2005)Training Deep Neural Networks in 8-bit Fixed Point with Dynamic Shared Exponent Management., , , and . DATE, page 1536-1541. IEEE, (2021)F6: Energy-efficient I/O design for next-generation systems., , , , , and . ISSCC, page 520-521. IEEE, (2014)A fractional-sampling-rate ADC-based CDR with feedforward architecture in 65nm CMOS., , , , , , and . ISSCC, page 166-167. IEEE, (2010)A 36 Gbps 16.9 mW/Gbps transceiver in 20-nm CMOS with 1-tap DFE and quarter-rate clock distribution., , , , , , , , , and 6 other author(s). VLSIC, page 1-2. IEEE, (2014)A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS., , , , , , , , , and 10 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Circuits for CMOS High-Speed I/O in Sub-100 nm Technologies., , , , , , and . IEICE Trans. Electron., 89-C (3): 300-313 (2006)A CMOS multichannel 10-Gb/s transceiver., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 38 (12): 2094-2100 (2003)