( en | de | ru )

 

Disambiguation of "Becher, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
A LUT-Based Approximate Adder.

, , , , and . FCCM, page 27. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Becher

Andreas Becher

Andreas Becher

Valentin Becher

Erwin Becher

 

Other publications of authors with the same name

Near-Data Query Processing on Heterogeneous FPGA-based Systems.. University of Erlangen-Nuremberg, Germany, (2022)Putting IMT to the Test: Revisiting and Expanding Interval Matching Techniques and their Calibration for SCA., , , , and . ASHES@CCS, page 65-74. ACM, (2022)The ReProVide query-sequence optimization in a hardware-accelerated DBMS., , and . DaMoN, page 17:1-17:3. ACM, (2020)Can Approximate Computing Reduce Power Consumption on FPGAs?, , , , and . ICECS, page 841-844. IEEE, (2018)Design and Evaluation of a Tunable PUF Architecture for FPGAs., , , , and . ACM Trans. Reconfigurable Technol. Syst., 15 (1): 7:1-7:27 (2022)The ReProVide Query-Sequence Optimization in a Hardware-Accelerated DBMS., , and . CoRR, (2020)On the Approximation of Accuracy-configurable Sequential Multipliers via Segmented Carry Chains., , , , , and . CoRR, (2021)Choice - A Tunable PUF-Design for FPGAs., , , , , and . FPL, page 38-44. IEEE, (2021)Secure Boot from Non-Volatile Memory for Programmable SoC Architectures., , , , , , , and . HOST, page 102-110. IEEE, (2020)Raw Filtering of JSON Data on FPGAs., , , and . DATE, page 250-255. IEEE, (2022)