( en | de | ru )

 

Disambiguation of "Breveglieri, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
A pairing SW implementation for Smart-Cards.

, , , , , and . J. Syst. Softw., 81 (7): 1240-1247 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Tranchini

Luca Rizzini

Luca Criscuolo

Luca Haiberger

Luca Redaelli

 

Other publications of authors with the same name

Multi-Push-Down Languages and Grammars., , , and . Int. J. Found. Comput. Sci., 7 (3): 253-292 (1996)Guest Editors' Introduction: Special Section on Fault Diagnosis and Tolerance in Cryptography., and . IEEE Trans. Computers, 55 (9): 1073-1074 (2006)From Ambiguous Regular Expressions to Deterministic Parsing Automata., , , and . CIAA, volume 9223 of Lecture Notes in Computer Science, page 35-48. Springer, (2015)A 640 Mbit/S 32-Bit Pipelined Implementation of the AES Algorithm., , , and . SECRYPT, page 453-459. INSTICC Press, (2008)Formal Languages and Compilation, Third Edition, , and . Texts in Computer Science Springer, (2019)Exploring Cortex-M Microarchitectural Side Channel Information Leakage., , , and . IEEE Access, (2021)A pairing SW implementation for Smart-Cards., , , , , and . J. Syst. Softw., 81 (7): 1240-1247 (2008)Shift-Reduce Parsers for Transition Networks., , and . LATA, volume 8370 of Lecture Notes in Computer Science, page 222-235. Springer, (2014)Concurrent Fault Detection in a Hardware Implementation of the RC5 Encryption Algorithm., , , , and . ASAP, page 423-432. IEEE Computer Society, (2003)Parallel Hardware Architectures for the Cryptographic Tate Pairing., , , and . ITNG, page 186-191. IEEE Computer Society, (2006)