Author of the publication

Energy-performance design space exploration in SMT architectures exploiting selective load value predictions.

, , , , , and . DATE, page 271-274. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Voltage island management in near threshold manycore architectures to mitigate dark silicon., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Floorplan-aware hierarchical NoC topology with GALS interfaces., , , , , , and . ISCAS, page 652-655. IEEE, (2012)Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip., , , , , , and . NoCArc@MICRO, page 31-36. ACM, (2011)Design Space Pruning and Computational Workload Splitting for Autotuning OpenCL Applications., , , and . RAPIDO, page 4:1-4:6. ACM, (2018)A security monitoring service for NoCs., , and . CODES+ISSS, page 197-202. ACM, (2008)An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods., , and . ICSAMOS, page 150-157. IEEE, (2008)Two-levels of adaptive buffer for virtual channel router in NoCs., , , , , and . VLSI-SoC, page 302-307. IEEE, (2011)An industrial design space exploration framework for supporting run-time resource management on multi-core systems., , , , , , and . DATE, page 196-201. IEEE Computer Society, (2010)Run-time optimization of a dynamically reconfigurable embedded system through performance prediction., , , , , , and . FPL, page 1-8. IEEE, (2013)Emulating Transactional Memory on FPGA Multiprocessors., , , , and . ARCS, volume 6566 of Lecture Notes in Computer Science, page 74-85. Springer, (2011)