Author of the publication

Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding.

, , , , and . MICRO, page 197-209. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays., , , , and . IEEE Micro, 26 (1): 70-79 (2006)Making Address-Correlated Prefetching Practical., , , , and . IEEE Micro, 30 (1): 50-59 (2010)Comparing the effectiveness of fine-grain memory caching against page migration/replication in reducing traffic in DSM clusters., and . SPAA, page 79-88. ACM, (2000)Asynchronous Memory Access Chaining., , and . Proc. VLDB Endow., 9 (4): 252-263 (2015)To Share or Not To Share?, , , , , , , and . VLDB, page 351-362. ACM, (2007)Contention detection by throttling: A black-box on-line approach., , , and . IWQoS, page 237-242. IEEE, (2015)Highly Concurrent Latency-tolerant Register Files for GPUs., , , , , , , , , and . ACM Trans. Comput. Syst., 37 (1-4): 1:1-1:36 (2019)Data Centers.. Encyclopedia of Parallel Computing, Springer, (2011)Exploiting reference idempotency to reduce speculative storage overflow., , , , and . ACM Trans. Program. Lang. Syst., 28 (5): 942-965 (2006)Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory., , , , and . IEEE PACT, page 40-. IEEE Computer Society, (1998)