( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining.

, , и . DATE, стр. 1218-1223. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masud Moshtaghi

Usman Masud

Sayed Mohammad Masud

Hani Masud

Kamal Chowdhury

 

Другие публикации лиц с тем же именем

Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)., и . SoCC, стр. 152-155. IEEE, (2014)Full waveform accuracy to estimate delay in coupled digital circuits., , и . ISCAS, стр. 3414-3417. IEEE, (2008)A circuit implementation for dynamic thermal management techniques., и . ISCAS, стр. 1668-1671. IEEE, (2011)Delay and Clock Skew Variation due to Coupling Capacitance and Inductance., , и . ISCAS, стр. 621-624. IEEE, (2007)Improved Model for Wire-Length Estimation in Stochastic Wiring Distribution., и . CoRR, (2015)Power Consumption and BER of Flip-Flop Inserted Global Interconnect., , и . VLSI Design, (2007)Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory., и . JETC, 12 (1): 2:1-2:17 (2015)SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (8): 1518-1528 (2021)Design of Novel 3T Ternary DRAM with Single Word-Line using CNTFET., , и . CoRR, (2021)Reliability and Energy Efficiency of the Tunneling Transistor-Based 6T SRAM Cell in Sub-10 nm Domain., и . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1829-1833 (2018)