( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A novel gate grading approach for soft error tolerance in combinational circuits.

, , , и . CCECE, стр. 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohammad Ahmed Ansari

Mohammad Saeed Rowshan

Mohammad Saeed al Zoubi

Mehrangiz Ansâri

Annemarie Ansari

 

Другие публикации лиц с тем же именем

Reliability or performance: A tradeoff in wireless sensor networks., , и . CSNDSP, стр. 1-5. IEEE, (2012)A novel gate grading approach for soft error tolerance in combinational circuits., , , и . CCECE, стр. 1-4. IEEE, (2016)Hardware acceleration of the novel two dimensional Burrows-Wheeler Aligner algorithm with maximal exact matches seed extension kernel., , , и . IET Circuits Devices Syst., 15 (2): 94-103 (2021)A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy., , и . DATE, стр. 928-931. IEEE, (2019)Approximate Leading One Detector Design for a Hardware-Efficient Mitchell Multiplier., , , и . CCECE, стр. 1-4. IEEE, (2019)Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators., , , , , , и . ISQED, стр. 1-8. IEEE, (2024)A Logarithmic Floating-Point Multiplier for the Efficient Training of Neural Networks., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 65-70. ACM, (2021)Low-Power Approximate Logarithmic Squaring Circuit Design for DSP Applications., , и . IEEE Trans. Emerg. Top. Comput., 10 (1): 500-506 (2022)Fast and low-power leading-one detectors for energy-efficient logarithmic computing., , , и . IET Comput. Digit. Tech., 15 (4): 241-250 (2021)Characterizing Approximate Adders and Multipliers Optimized under Different Design Constraints., , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 393-398. ACM, (2019)