Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).

W. Wu, P. Gu, Y. Chen, C. Liu, S. Pamarti, C. Wu, and L. He. FPGA, page 276. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nan Liu

Chien-Tau Liu

Chien-Jen Liu

Chien-hung Liu

Nan-suey Liu

Other publications of authors with the same name

DASC: A DRAM Data Mapping Methodology for Sparse Convolutional Neural Networks.B. Lai, T. Chiang, P. Kuo, W. Wang, Y. Hung, H. Chen, C. Liu, and S. Jou. DATE, page 208-213. IEEE, (2022)Practical Substrate Design Considering Symmetrical and Shielding Routes.H. Chi, S. Chen, H. Chen, C. Liu, Y. Kuo, Y. Chang, and K. Ho. DATE, page 951-956. IEEE, (2022)Analog placement with current flow and symmetry constraints using PCP-SP.A. Patyal, P. Pan, K. Asha, H. Chen, H. Chi, and C. Liu. DAC, page 10:1-10:6. ACM, (2018)A scalable digitalized buffer for gigabit I/O.H. Lu, C. Su, and C. Liu. CICC, page 241-244. IEEE, (2008)On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications.H. Chen, C. Hu, K. Chang, A. Küster, Y. Lin, P. Kuo, W. Chao, B. Lai, C. Liu, and S. Jou. ICCAD, page 127:1-127:8. IEEE, (2020)A body sensor node SoC for ECG/EMG applications with compressed sensing and wireless powering.Y. Tu, K. Yao, M. Huang, Y. Lin, H. Chi, P. Cheng, P. Tsai, M. Shiue, C. Liu, K. Cheng and 1 other author(s). VLSI-DAT, page 1-4. IEEE, (2017)Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).W. Wu, P. Gu, Y. Chen, C. Liu, S. Pamarti, C. Wu, and L. He. FPGA, page 276. ACM, (2015)Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design.H. Chi, H. Chang, C. Yang, C. Liu, and J. Jou. DATE, page 1218-1223. IEEE, (2021)On Reconfiguring Memory-Centric AI Edge Devices for CIM.H. Chen, C. Ni, K. Chang, T. Chiang, S. Chang, C. Chiang, B. Lai, C. Liu, and S. Jou. ISOCC, page 262-263. IEEE, (2021)Performance Optimization for MLP Accelerators using ILP-Based On-Chip Weight Allocation Strategy.K. Fan, J. Chen, C. Liu, and J. Huang. VLSI-DAT, page 1-4. IEEE, (2022)

BibSonomy

Disambiguation of "Liu, Chien-Nan"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).

Please choose a person to relate this publication to

Nan Liu

Chien-Tau Liu

Chien-Jen Liu

Chien-hung Liu

Nan-suey Liu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Chien-Nan"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).

Please choose a person to relate this publication to

Nan Liu

Chien-Tau Liu

Chien-Jen Liu

Chien-hung Liu

Nan-suey Liu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only).