( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes.

, , , и . SoCC, стр. 242-246. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Yang

Wei Yang

Yang Wei

Wei Yang

Wei Yang

 

Другие публикации лиц с тем же именем

VLSI design of area-efficient memory access architectures for quasi-cyclic LDPC codes., , , и . SoCC, стр. 242-246. IEEE, (2011)Low complexity stereo matching algorithm using adaptive sized square window., , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2014)Low-Complexity Memory Access Architectures for Quasi-Cyclic LDPC Decoders., , , и . IEICE Trans. Inf. Syst., 95-D (2): 549-557 (2012)High-performance turbo-MIMO system design with iterative soft-detection and decoding., , , , и . APSIPA, стр. 1-4. IEEE, (2012)Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design., , , , и . IEEE Trans. Circuits Syst. Video Techn., 25 (6): 1038-1050 (2015)Efficient highly-parallel turbo decoder for 3GPP LTE-Advanced., , , и . VLSI-DAT, стр. 1-4. IEEE, (2015)Efficient scissoring scheme for scanline-based rendering of 2D vector graphics., , , , , и . ISCAS, стр. 766-769. IEEE, (2012)Face detection architecture design using hybrid skin color detection and cascade of classifiers., , , , , , и . APCCAS, стр. 543-546. IEEE, (2012)Low-power register-exchange survivor memory architectures for Viterbi decoders., , и . IET Circuits Devices Syst., 3 (2): 83-90 (2009)Effective model construction for enhanced prediction in example-based super-resolution., , , , и . APCCAS, стр. 156-159. IEEE, (2016)