( en | de | ru )

 

Disambiguation of "Bonetti, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2388-2400 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Federico Bonetti

Giocondo Bonetti

Yargo Bonetti

Andreas Facco Bonetti

Andrea Witzenrath

Risikofaktoren für abdominelle Komplikationen nach kardiopulmonalem Bypass. Uni Erlangen-Nürnberg, (2009)
 

Other publications of authors with the same name

GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI., , , and . ISCAS, page 1. IEEE, (2020)Data-Retention-Time Characterization of Gain-Cell eDRAMs Across the Design and Variations Space., , and . ISCAS, page 1-5. IEEE, (2019)A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications., , , , , , and . A-SSCC, page 219-222. IEEE, (2019)Gain-Cell Embedded DRAMs: Modeling and Design Space., , , , and . ISCAS, page 1. IEEE, (2020)A tool for the assisted design of charge redistribution SAR ADCs., , , and . DATE, page 1265-1268. ACM, (2015)Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2388-2400 (2017)DynOR: A 32-bit microprocessor in 28 nm FD-SOI with cycle-by-cycle dynamic clock adjustment., , , , , and . ESSCIRC, page 261-264. IEEE, (2016)A simulation and modeling environment for the analysis and design of charge redistribution DACs used in SAR ADCs., , , and . MIPRO, page 74-79. IEEE, (2014)Ultra-low-power Physical Activity Classifier for Wearables: From Generic MCUs to ASICs., , , , , , , and . EMBC, page 6978-6981. IEEE, (2021)An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop., , and . ISCAS, page 1850-1853. IEEE, (2015)