( en | de | ru )

 

Disambiguation of "Vargas, Luis A. Villa"

Author of the publication

copydeleteadd this publication to your clipboard
Zero Detect-Based Low Power Registers File Access.

, , , and . CDES, page 97-100. CSREA Press, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jorge Luis Sanchez Vargas

Werner Luis

Valentina Villa

Wolfgang Villa

Helmut Villa

 

Other publications of authors with the same name

Zero Detect-Based Low Power Registers File Access., , , and . CDES, page 97-100. CSREA Press, (2006)Generalized Fuzzy Operations for Digital Hardware Implementation., , , and . MICAI, volume 4827 of Lecture Notes in Computer Science, page 9-18. Springer, (2007)FPGA Implementation of Fuzzy System with Parametric Membership Functions and Parametric Conjunctions., , , , and . MICAI (2), volume 6438 of Lecture Notes in Computer Science, page 487-499. Springer, (2010)Generators of Fuzzy Operations for Hardware Implementation of Fuzzy Systems., , , , , and . MICAI, volume 5317 of Lecture Notes in Computer Science, page 710-719. Springer, (2008)On the monotone sum of basic t-norms in the construction of parametric families of digital conjunctors for fuzzy systems with reconfigurable logic., , , and . Knowl. Based Syst., (2013)Lagarto I RISC-V Multi-core: Research Challenges to Build and Integrate a Network-on-Chip., , , , , , , and . ISUM, volume 1151 of Communications in Computer and Information Science, page 237-248. Springer, (2019)FPGA implementation of (p)-monotone sum of basic t-norms., , , , and . FUZZ-IEEE, page 1-7. IEEE, (2010)Diseño de Sistemas de Memoria Cache de Alto Rendimiento aplicando Algoritmos de Acceso Seudo-Especulativo., , , and . Computación y Sistemas, (2003)Implementation of a Fuzzy Logic System on a FPGA for a Servo Controller., , , and . IJCCI, page 89-93. INSTICC Press, (2009)Adaptable Register File Organization for Vector Processors., , , , , , , , and . HPCA, page 786-799. IEEE, (2022)