Author of the publication

Dependable Responsive Multithreaded Processor for distributed real-time systems.

, , , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The Future of NoCs: New Technologies and Architectures., , and . VLSID, page 53-55. IEEE Computer Society, (2016)Balanced Dimension-Order Routing for k-ary n-cubes., , , and . ICPP Workshops, page 499-506. IEEE Computer Society, (2009)An Overflow/Underflow-Free Fixed-Point Bit-Width Optimization Method for OS-ELM Digital Circuit., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 105-A (3): 437-447 (2022)A Low-Cost Neural ODE with Depthwise Separable Convolution for Edge Domain Adaptation on FPGAs., , , and . CoRR, (2021)Accelerating ODE-Based Neural Networks on Low-Cost FPGAs., and . CoRR, (2020)Introduction to the special session on "Interconnect enhances architecture: Evolution of wireless NoC from planar to 3D"., , , and . NOCS, page 174-175. IEEE, (2014)LaKe: The Power of In-Network Computing., , and . ReConFig, page 1-8. IEEE, (2018)MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories., , and . FPT, page 134-141. IEEE, (2018)Proxy Responses by FPGA-Based Switch for MapReduce Stragglers., , , and . IEICE Trans. Inf. Syst., 101-D (9): 2258-2268 (2018)A Hardware-Based Caching System on FPGA NIC for Blockchain., , , and . IEICE Trans. Inf. Syst., 101-D (5): 1350-1360 (2018)