Author of the publication

Global interconnect design in a three-dimensional system-on-a-chip.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (4): 367-372 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems., , and . CICC, page 421-428. IEEE, (2007)Relative inductance extraction method., and . CICC, page 481-484. IEEE, (2004)A compact physical via blockage model., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (6): 689-692 (2000)Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method., and . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 745-754 (2008)Electrical and optical clock distribution networks for gigascale microprocessors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (5): 582-594 (2002)Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications., , and . IEEE Trans. Computers, 50 (1): 67-82 (2001)Global interconnect design in a three-dimensional system-on-a-chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (4): 367-372 (2004)CMOS system-on-a-chip voltage scaling beyond 50nm., , , and . ACM Great Lakes Symposium on VLSI, page 7-12. ACM, (2000)A physical model for the transient response of capacitively loaded distributed rlc interconnects., , and . DAC, page 763-766. ACM, (2002)Low power microelectronics: retrospect and prospect.. Proc. IEEE, 83 (4): 619-635 (1995)