Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Write-Aware Management of NVM-based Memory Extensions., , and . ICS, page 9:1-9:12. ACM, (2016)SecureME: a hardware-software approach to full system security., , , and . ICS, page 108-119. ACM, (2011)Streamlining Integrity Tree Updates for Secure Persistent Non-Volatile Memory., , , and . CoRR, (2020)MILR: Mathematically Induced Layer Recovery for Plaintext Space Error Correction of CNNs., , and . CoRR, (2020)Correlation Prefetching with a User-Level Memory Thread., , and . IEEE Trans. Parallel Distributed Syst., 14 (6): 563-580 (2003)Single-level integrity and confidentiality protection for distributed shared memory multiprocessors., , , , and . HPCA, page 161-172. IEEE Computer Society, (2008)Making secure processors OS- and performance-friendly., , , and . ACM Trans. Archit. Code Optim., 5 (4): 16:1-16:35 (2009)Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors., and . SIGMETRICS, page 37-48. ACM, (2011)Analyzing Secure Memory Architecture for GPUs., , , and . ISPASS, page 59-69. IEEE, (2021)SeMPE: Secure Multi Path Execution Architecture for Removing Conditional Branch Side Channels., , and . DAC, page 973-978. IEEE, (2021)