Author of the publication

Synthesizing Tiled Matrix Decomposition on FPGAs.

, , and . FPL, page 464-469. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Improved Reduction Algorithm With Deeply Pipelined Operators., , and . SMC, page 3060-3065. IEEE, (2009)Safe bounds check annotations., , , and . Concurr. Comput. Pract. Exp., 21 (1): 41-57 (2009)Scalable matrix decompositions with multiple cores on FPGAs., , and . Microprocess. Microsystems, 37 (8-B): 887-898 (2013)Super fast hardware string matching., , , and . FPT, page 385-388. IEEE, (2006)Compilation techniques for parallel systems., , , and . Parallel Comput., 25 (13-14): 1741-1783 (1999)Program Repartitioning on Varying Communication Cost Parallel Architectures., and . J. Parallel Distributed Comput., 33 (2): 205-213 (1996)Measuring the Accuracy and Efficiency of the Data Dependence Tests., and . PDCS, page 211-218. ISCA, (2001)Scheduling Acyclic Task Graphs on Distributed Memory Parallel Architectures., and . Parallel Processing of Discrete Optimization Problems, volume 22 of DIMACS Series in Discrete Mathematics and Theoretical Computer Science, page 289-304. DIMACS/AMS, (1994)Data Dependence Analysis for Complex Loop Regions., and . ICPP, page 195-204. IEEE Computer Society, (2001)The Banerjee-Wolfe and GCD Tests on Exact Data Dependence Information.. J. Parallel Distributed Comput., 32 (2): 119-138 (1996)