( en | de | ru )

 

Disambiguation of "Chang, Chip-Hong"

Author of the publication

copydeleteadd this publication to your clipboard
Real-time thermal management of 3D multi-core system with fine-grained cooling control.

, , , and . 3DIC, page 1-6. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hong Chang

Ki-Chang Hong

Shrinivas Hari Chippalkatti

Arkadi Chipouline

Vanea Chiprianov

 

Other publications of authors with the same name

Bayesian Separation With Sparsity Promotion in Perceptual Wavelet Domain for Speech Enhancement and Hybrid Speech Recognition., and . IEEE Trans. Syst. Man Cybern. Part A, 41 (2): 284-293 (2011)Thermal simulator of 3D-IC with modeling of anisotropic TSV conductance and microchannel entrance effects., , , , and . ASP-DAC, page 485-490. IEEE, (2013)Low-power, lightweight and reliability-enhanced current starved inverter based RO PUFs., , and . APCCAS, page 646-649. IEEE, (2016)A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion., , , , , and . APCCAS, page 272-275. IEEE, (2012)A low complexity modulo 2n+1 squarer design., , and . APCCAS, page 1296-1299. IEEE, (2008)Low error bit width reduction for structural adders of FIR filters., and . ECCTD, page 713-716. IEEE, (2011)An Improved Publicly Detectable Watermarking Scheme based on Scan Chain Ordering., and . ISCAS, page 29-32. IEEE, (2009)Bit-parallel Multiple Constant Multiplication using Look-Up Tables on FPGA., and . ISCAS, page 657-660. IEEE, (2011)A simple radix-4 Booth encoded modulo 2n+1 multiplier., and . ISCAS, page 1163-1166. IEEE, (2011)An area efficient 64-bit square root carry-select adder for low power applications., , and . ISCAS (4), page 4082-4085. IEEE, (2005)