Author of the publication

Speeding up HEVC intra coding based on tree depth inter-levels correlation structure.

, , and . EUSIPCO, page 1-5. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pipelined Entropy Coders for JPEG Compression., , and . SBCCI, page 203-208. IEEE Computer Society, (2002)Algorithm and hardware design of a fast intra-frame mode decision module for h.264/AVC encoders., , , , , and . SBCCI, page 143-148. ACM, (2011)High Throughput Multiplierless Architecture for VP9 Fractional Motion Estimation., , , , and . SBCCI, page 1-6. IEEE, (2018)A Power-Efficient and High-Throughput Hardware Design for 3D-HEVC Disparity Estimation., , , , , , and . SBCCI, page 1-6. IEEE, (2018)Dynamic tree-depth adjustment for low power HEVC encoders., , , and . ICECS, page 564-567. IEEE, (2012)Memory-Aware Tiles Workload Balance through Machine-Learnt Complexity Reduction for HEVC., , , , and . ICECS, page 521-524. IEEE, (2018)3D-HEVC depth maps intra prediction complexity analysis., , , , and . ICECS, page 348-351. IEEE, (2016)Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder., , , , and . ISVLSI, page 280-285. IEEE Computer Society, (2009)Characterizing energy consumption in software HEVC encoders: HM vs x265., , , , and . LASCAS, page 1-4. IEEE, (2017)Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)