( en | de | ru )

 

Disambiguation of "Andersson, Jan"

Author of the publication

copydeleteadd this publication to your clipboard
A DSP ASIC design flow based on VHDL and ASIC-emulation.

. EURO-DAC, page 562-567. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jan Andersson

Paul Andersson

Gunther Andersson

Christina Andersson

Olaf Anderßon

 

Other publications of authors with the same name

Random modulo: a new processor cache design for real-time critical systems., , , , and . DAC, page 29:1-29:6. ACM, (2016)A DSP ASIC design flow based on VHDL and ASIC-emulation.. EURO-DAC, page 562-567. IEEE Computer Society, (1995)Comparing measurements of shared situational awareness in a microworld with a developmental environment., , , and . IFAC HMS, page 462-465. International Federation of Automatic Control, (2007)Contention-aware performance monitoring counte support for real-time MPSoCs., , , , , , , and . SIES, page 262-271. IEEE, (2016)The importance of reaction time, cognition, and meta-cognition abilities for drivers with visual deficits., and . Cogn. Technol. Work., 22 (4): 787-800 (2020)Development of a NOEL-V RISC-V SoC Targeting Space Applications.. DSN Workshops, page 66-67. IEEE, (2020)PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis., , , , , , , , , and 17 other author(s). DSD, page 276-285. IEEE Computer Society, (2016)11CAZ10419369: A selective 5-HT1B receptor radioligand suitable for positron emission tomography (PET). Characterization in the primate brain., , , , , , , , , and 8 other author(s). NeuroImage, 41 (3): 1075-1085 (2008)De-RISC: A Complete RISC-V Based Space-Grade Platform., , , , , , , , , and 5 other author(s). DATE, page 802-807. IEEE, (2022)A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs., , , and . FPL, page 1-4. IEEE, (2015)