Article,

Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory.

, , , , , , , , , , and .
IEEE J. Solid State Circuits, 29 (4): 454-460 (April 1994)

Meta data

Tags

Users

  • @dblp

Comments and Reviews