Author of the publication

High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement.

, , and . ISLPED, page 79-84. IEEE/ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Towards Optimizing Data Computing Flow in the Cloud., , and . CoRR, (2016)Variable Resistance Spectrum Assignment in Phase Change Memory Systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2657-2670 (2015)High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement., , and . ISLPED, page 79-84. IEEE/ACM, (2011)Design for scalability in enterprise SSDs., , and . PACT, page 417-430. ACM, (2014)Boosting Access Parallelism to PCM-Based Main Memory., , , and . ISCA, page 695-706. IEEE Computer Society, (2016)A morphable phase change memory architecture considering frequent zero values., , , and . ICCD, page 373-380. IEEE Computer Society, (2011)Exploiting Data Longevity for Enhancing the Lifetime of Flash-based Storage Class Memory., , , and . SIGMETRICS (Abstracts), page 53. ACM, (2017)An Analytical Performance Evaluation for WSNs Using Loop-Free Bellman Ford Protocol., , , and . AINA, page 568-571. IEEE Computer Society, (2009)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , and . ICCAD, page 1-8. IEEE, (2017)Hybrid-comp: A criticality-aware compressed last-level cache., , , and . ISQED, page 25-30. IEEE, (2018)