( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Efficient Convolutional Neural Network Weight Compression for Space Data Classification on Multi-fpga Platforms.

, , , , , , , и . ICASSP, стр. 3917-3921. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ekaterini Ioannou

Aggelos Calogirou

Panagiota Ioannou

Aggelos Kapellos

Nearchos Ioannou

 

Другие публикации лиц с тем же именем

Implementation and Impact of an Ultra-Compact Multi-FPGA Board for Large System Prototyping., , , , , , , , , и 4 other автор(ы). H2RC@SC, стр. 34-41. IEEE, (2019)Early Results of Mapping Industrial Applications on Heterogeneous HPC Systems: The OPTIMA Project., , , , , , , , , и 7 other автор(ы). CF, стр. 304-308. ACM, (2023)Low-latency Communication in RISC-V Clusters., , , , , , , , , и . HPC Asia, стр. 73-83. ACM, (2024)The ExaNeSt Prototype: Evaluation of Efficient HPC Communication Hardware in an ARM-based Multi-FPGA Rack., , , , , , , , , и 14 other автор(ы). CoRR, (2023)Moving Compute towards Data in Heterogeneous multi-FPGA Clusters using Partial Reconfiguration and I/O Virtualisation., , , , , , и . FPT, стр. 221-226. IEEE, (2020)Efficient Convolutional Neural Network Weight Compression for Space Data Classification on Multi-fpga Platforms., , , , , , , и . ICASSP, стр. 3917-3921. IEEE, (2019)HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware - ECOSCALE., , , , , и . ARC, том 10824 из Lecture Notes in Computer Science, стр. 724-736. Springer, (2018)Prototyping Efficient Interprocessor Communication Mechanisms., , , , , , , , и . ICSAMOS, стр. 26-33. IEEE, (2007)FPGA-based Multi-Chip Module for High-Performance Computing., , , , , , , , , и . CoRR, (2019)Pipelined heap (priority queue) management for advanced scheduling in high-speed networks., и . ICC, стр. 2043-2047. IEEE, (2001)