Author of the publication

Introduction to the Special Section on the 2019 Asian Solid-State Circuits Conference (A-SSCC).

, , and . IEEE J. Solid State Circuits, 55 (10): 2627-2628 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (2): 592-602 (2011)A 17-mW 0.66-mm2 direct-conversion receiver for 1-Mb/s cable replacement., , , and . IEEE J. Solid State Circuits, 40 (12): 2547-2554 (2005)A 7-nm FinFET 1.2-TB/s/mm2 3D-Stacked SRAM Module With 0.7-pJ/b Inductive Coupling Interface Using Over-SRAM Coil and Manchester-Encoded Synchronous Transceiver., , , , and . IEEE J. Solid State Circuits, 58 (7): 2075-2086 (2023)Low-power CMOS digital design with dual embedded adaptive power supplies., and . IEEE J. Solid State Circuits, 35 (4): 652-655 (2000)Introduction to the Special Section on the 2019 Asian Solid-State Circuits Conference (A-SSCC)., , and . IEEE J. Solid State Circuits, 55 (10): 2627-2628 (2020)A 0.13 µm CMOS Bluetooth EDR Transceiver with High Sensitivity over Wide Temperature Range and Immunity to Process Variation., , , , , , , , , and 7 other author(s). IEICE Trans. Electron., 93-C (6): 803-811 (2010)A 13.7μJ/prediction 88% Accuracy CIFAR-10 Single-Chip Wired-logic Processor in 16-nm FPGA using Non-Linear Neural Network., , , , , and . HCS, page 1-14. IEEE, (2022)A 5.2GHz RFID Chip Contactlessly Mountable on FPC at any 90-Degree Rotation and Face Orientation., , , , , and . ASP-DAC, page 5-6. IEEE, (2022)A Fully Synthesized 13.7μJ/Prediction 88% Accuracy CIFAR-10 Single-Chip Data-Reusing Wired-Logic Processor Using Non-Linear Neural Network., , , , , and . ASP-DAC, page 182-183. ACM, (2023)A 3D-Stacked SRAM Using Inductive Coupling Technology for AI Inference Accelerator in 40-nm CMOS., , , and . ASP-DAC, page 97-98. ACM, (2021)