Author of the publication

Genetic Algorithm-Based Combinational Logic Synthesis Using Universal Logic Modules.

, , , and . ESA, page 210-215. CSREA Press, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Look at Reversible Logic Implementation of Decimal Adder., , , and . SoC, page 1-4. IEEE, (2007)Fixed Point Decimal Multiplication Using RPS Algorithm., , , and . ISPA, page 343-350. IEEE Computer Society, (2008)Dual Stage Encoding Technique to Minimize Cross Coupling across NoC Links., , , , , and . VDAT, page 1-6. IEEE, (2021)High Performance, Low Latency Double Digit Decimal Multiplier on ASIC and FPGA., , and . NaBIC, page 1445-1450. IEEE, (2009)Dual-mode RNS based programmable decimation filter for WCDMA and WLANa., , , , and . ISCAS, page 952-955. IEEE, (2008)Genetic Algorithm-Based Combinational Logic Synthesis Using Universal Logic Modules., , , and . ESA, page 210-215. CSREA Press, (2007)DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip., , , , and . TENCON, page 400-405. IEEE, (2019)Modelling and Impact Analysis of Push Back Attack in 3D Bufferless Network on Chip., , , and . MCSoC, page 426-432. IEEE, (2023)Delay-Reduced Combinational Logic Synthesis using Multiplexers., , , and . ESA, page 105-110. CSREA Press, (2006)RRNS-Convolutional encoded concatenated code for OFDM based wireless communication., , , , and . ICON, page 1-6. IEEE, (2008)