Author of the publication

A High-Speed Low-Cost VLSI System Capable of On-Chip Online Learning for Dynamic Vision Sensor Data Classification.

, , , , , , , , , and . Sensors, 20 (17): 4715 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

TripleBrain: An Edge Neuromorphic Architecture for High-accuracy Single-layer Spiking Neural Network with On-chip Self-organizing and Reinforcement Learning., , , , , , , , , and . ICTA, page 88-89. IEEE, (2021)DeepTempo: A Hardware-Friendly Direct Feedback Alignment Multi-Layer Tempotron Learning Rule for Deep Spiking Neural Networks., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (5): 1581-1585 (2021)A Heterogeneous Spiking Neural Network for Computationally Efficient Face Recognition., , , , , , , and . ISCAS, page 1-5. IEEE, (2021)Modeling the Global Relationship via the Point Cloud Transformer for the Terrain Filtering of Airborne LiDAR Data., , , , , , , and . Remote. Sens., 15 (23): 5434 (December 2023)Live Demonstration: Face Recognition at The Edge Using Fast On-Chip Deep Learning Neuromorphic Chip., , , , , , , , , and 2 other author(s). AICAS, page 1-2. IEEE, (2023)CompSNN: A lightweight spiking neural network based on spatiotemporally compressive spike features., , , , , , , , , and 1 other author(s). Neurocomputing, (2021)TripleBrain: A Compact Neuromorphic Hardware Core With Fast On-Chip Self-Organizing and Reinforcement Spike-Timing Dependent Plasticity., , , , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 16 (4): 636-650 (2022)A High-Speed Low-Cost VLSI System Capable of On-Chip Online Learning for Dynamic Vision Sensor Data Classification., , , , , , , , , and . Sensors, 20 (17): 4715 (2020)An Edge Neuromorphic Hardware With Fast On-Chip Error-Triggered Learning on Compressive Sensed Spikes., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (7): 2665-2669 (July 2023)A Low-Cost FPGA Implementation of Spiking Extreme Learning Machine With On-Chip Reward-Modulated STDP Learning., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1657-1661 (2022)