( en | de | ru )

 

Disambiguation of "Srikanthan, Thambipillai"

Author of the publication

copydeleteadd this publication to your clipboard
An efficient architecture for adaptive progressive thresholding.

, , , and . APCCAS (1), page 513-516. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Other publications of authors with the same name

An efficient data structure for branch-and-bound algorithm., and . Inf. Sci., 167 (1-4): 233-237 (2004)Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms., , and . IEEE Trans. Computers, 59 (4): 532-544 (2010)Morphable Structures for Reconfigurable Instruction Set Processors., , and . Asia-Pacific Computer Systems Architecture Conference, volume 3740 of Lecture Notes in Computer Science, page 450-463. Springer, (2005)Minimizing Power in Hardware/Software Partitioning., , and . Asia-Pacific Computer Systems Architecture Conference, volume 3740 of Lecture Notes in Computer Science, page 580-588. Springer, (2005)Rapid design of area-efficient custom instructions for reconfigurable embedded processing., and . J. Syst. Archit., 55 (1): 1-14 (2009)An OLE-based speech compression system for multimedia applications., , and . Microprocess. Microsystems, 22 (1): 41-48 (1998)A transputer based vehicle simulator., , , and . Microprocess. Microsystems, 19 (7): 395-404 (1995)Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays., , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 315-319 (2010)Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (3): 445-456 (2018)IP-Enabled C/C++ Based High Level Synthesis: A Step towards Better Designer Productivity and Design Performance., and . Int. J. Reconfigurable Comput., (2014)