Author of the publication

A circuit level implementation of an adaptive issue queue for power-aware microprocessors.

, , , , , and . ACM Great Lakes Symposium on VLSI, page 73-78. ACM, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cores, Cache, Content, and Characterization: IBM's Second Generation 14-nm Product, z15., , , , , , , , , and 19 other author(s). IEEE J. Solid State Circuits, 56 (1): 98-111 (2021)Invited paper: Secure swarm intelligence: A new approach to many-core power management., , and . ISLPED, page 1-6. IEEE, (2017)Characterizing Power and Temperature Behavior of POWER6-Based System., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 228-241 (2011)CPU Accounting for Multicore Processors., , , , , and . IEEE Trans. Computers, 61 (2): 251-264 (2012)HeapCheck: Low-cost Hardware Support for Memory Safety., , , , and . ACM Trans. Archit. Code Optim., 19 (1): 10:1-10:24 (2022)Long-Term Workload Phases: Duration Predictions and Applications to DVFS., , and . IEEE Micro, 25 (5): 39-51 (2005)HetSched: Quality-of-Mission Aware Scheduling for Autonomous Vehicle SoCs., , , , , , , , and . CoRR, (2022)NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators., , , and . MICRO, page 507-521. ACM, (2021)On the Scalability of HeapCheck., , , , and . DSN (Supplements), page 15-18. IEEE, (2022)Hardware Support for Low-Cost Memory Safety., , , , and . DSN (Supplements), page 57-60. IEEE, (2021)