Author of the publication

A Metastability Risk Prediction and Mitigation Technique for Clock-Domain Crossing With Single-Stage Synchronizer in Near-Threshold-Voltage Multivoltage/ Frequency-Domain Network-on-Chip.

, , , , , , and . IEEE J. Solid State Circuits, 59 (2): 616-625 (February 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Near- and Sub-Vt Pipelines Based on Wide-Pulsed-Latch Design Techniques., , , , and . IEEE J. Solid State Circuits, 52 (9): 2475-2487 (2017)A hardware-friendly hierarchical HEVC motion estimation algorithm for UHD applications., , , and . ISCAS, page 1-4. IEEE, (2017)A DFT-Compatible In-Situ Timing Error Detection and Correction Structure Featuring Low Area and Test Overhead., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (3): 1015-1028 (March 2023)Surface stress monitoring of laser shock peening using AE time-scale texture image and multi-scale blueprint separable convolutional networks with attention mechanism., , , , , , and . Expert Syst. Appl., (August 2023)Multi-Label Classification of Fundus Images With EfficientNet., , , , and . IEEE Access, (2020)A 3.85-Gb/s 8 × 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (2): 307-320 (2021)A Unified Clock-Gated Error Correction Scheme With Three-Phase Latch-Based Pipeline for Energy-Efficient Wide Supply Voltage Range Router., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3787-3791 (October 2023)An efficient VLSI architecture for extended variable block sizes motion estimation., , and . SoCC, page 347-350. IEEE, (2010)Monolithic 3D Carbon Nanotube Memory for Enhanced Yield and Integration Density., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (7): 2431-2441 (2020)A Ternary Memristive Logic-in-Memory Design for Fast Data Scan., , , , , , and . ICTA, page 183-184. IEEE, (2021)