( en | de | ru )

 

Disambiguation of "Kurokawa, Atsushi"

Author of the publication

copydeleteadd this publication to your clipboard
An Approach for Reducing Leakage Current Variation due to Manufacturing Variability.

, , , , , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 3016-3023 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Atsushi Imai

Atsushi Imai

Atsushi Yagi

Atsushi Fukui

Atsushi Kambayashi

 

Other publications of authors with the same name

Effect of substrate contacts on reducing crosstalk noise between TSVs., , , , , , and . APCCAS, page 763-766. IEEE, (2014)Effective capacitance for gate delay with RC loads., , and . ISCAS (3), page 2795-2798. IEEE, (2005)Thermal placement on PCB of components including 3D ICs., , , , and . IEICE Electron. Express, 17 (3): 20190737 (2020)A parabolic spiral coil transmitter with uniform magnetic field for smart devices., , , and . IEICE Electron. Express, 20 (1): 20220492 (2023)A thermally optimizing method of thin film resistor trimming with machine learning., , , , , and . IEICE Electron. Express, 20 (5): 20230014 (2023)Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 250-260 (2010)Modeling of substrate contacts in TSV-based 3D ICs., , , , , , and . 3DIC, page 1-4. IEEE, (2014)A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (11): 3180-3187 (2005)Efficient Dummy Filling Methods to Reduce Interconnect Capacitance and Number of Dummy Metal Fills., , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (12): 3471-3478 (2005)Signal Propagation Delay Model in Vertically Stacked Chips., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2614-2624 (2015)