Author of the publication

Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions.

, , , and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 28:1-28:25 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 65nm 10GHz pipelined MAC structure., , and . ISCAS, page 460-463. IEEE, (2008)Fast implementation of dense stereo vision algorithms on a highly parallel SIMD architecture., , , and . J. Real-Time Image Processing, 8 (4): 421-435 (2013)Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions., , , and . ACM Trans. Design Autom. Electr. Syst., 21 (2): 28:1-28:25 (2016)Assertion based design error diagnosis for core-based SoCs., , , and . SoCC, page 269-272. IEEE, (2007)CMV: Clustered Majority Voting Reliability-Aware Task Scheduling for Multicore Real-Time Systems., , and . IEEE Trans. Reliability, 68 (1): 187-200 (2019)Dynamic behavioral modeling of nonlinear circuits using a novel recurrent neural network technique., , and . I. J. Circuit Theory and Applications, 47 (7): 1071-1085 (2019)On-Chip Verification of NoCs Using Assertion Processors., , , , and . DSD, page 535-538. IEEE Computer Society, (2007)EREER: Energy-aware register file and execution unit using exploiting redundancy in GPGPUs., , and . Microprocess. Microsystems, (2020)A digital hardware implementation of spiking neural networks with binary FORCE training., , and . Neurocomputing, (2020)Considering the effect of process variations during the ISA extension design flow., , , and . Microprocess. Microsystems, 37 (6-7): 713-724 (2013)