Author of the publication

Introduction to the Special Issue on the 2018 IEEE International Solid-State Circuits Conference (ISSCC).

, , , , and . IEEE J. Solid State Circuits, 53 (12): 3343-3346 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An analog optimum torque control IC for a 200W wind energy conversion system with over 99% MPPT accuracy, 1.7% THDi and 0.99 power factor., , , , and . CICC, page 1-4. IEEE, (2014)16.4 A Calibration-Free 71.7dB SNDR 100MS/s 0.7mW Weighted-Averaging Correlated Level Shifting Pipelined SAR ADC with Speed-Enhancement Scheme., , and . ISSCC, page 256-258. IEEE, (2020)An automatic coefficient design methodology for high-order bandpass sigma-delta modulator with single-stage structure., and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (7): 580-584 (2006)Capacitor-Swapping Cyclic A/D Conversion Techniques With Reduced Mismatch Sensitivity., and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (12): 1219-1223 (2008)Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and QN Rotated Walk Switching Scheme., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (11): 1264-1268 (2006)A Low Quiescent Current, Low THD+N Class-D Audio Amplifier With Area-Efficient PWM-Residual-Aliasing Reduction., , and . IEEE J. Solid State Circuits, 53 (12): 3377-3385 (2018)A 2.4 mA Quiescent Current, 1 W Output Power Class-D Audio Amplifier With Feed-Forward PWM-Intermodulated-Distortion Reduction., , , , and . IEEE J. Solid State Circuits, 51 (6): 1436-1445 (2016)A Four-Phase Buck Converter With Capacitor-Current-Sensor Calibration for Load-Transient-Response Optimization That Reduces Undershoot/Overshoot and Shortens Settling Time to Near Their Theoretical Limits., , , and . IEEE J. Solid State Circuits, 53 (2): 552-568 (2018)A 0.07-mm2 162-mW DAC Achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing., and . IEEE J. Solid State Circuits, 55 (9): 2478-2488 (2020)A monolithic capacitor-current-controlled hysteretic buck converter with transient-optimized feedback circuit., , , and . A-SSCC, page 57-60. IEEE, (2014)