( en | de | ru )

 

Disambiguation of "Ansaloni, Giovanni"

Author of the publication

copydeleteadd this publication to your clipboard
HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2448-2461 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giovanni Natale

Giovanni Bacigalupo

Giovanni Lamura

Giovanni Falcone

Giovanni Caselotti

 

Other publications of authors with the same name

A 16-bit Floating-Point Near-SRAM Architecture for Low-power Sparse Matrix-Vector Multiplication., , , , and . VLSI-SoC, page 1-6. IEEE, (2023)REMOTE: Re-thinking Task Mapping on Wireless 2.5D Systems-on-Package for Hotspot Removal., , , , and . VLSI-SoC, page 1-6. IEEE, (2023)Running Efficiently CNNs on the Edge Thanks to Hybrid SRAM-RRAM In-Memory Computing., , , , and . DATE, page 1881-1886. IEEE, (2021)Judiciously Spreading Approximation Among Arithmetic Components with Top-Down Inexact Hardware Design., , and . ARC, volume 12083 of Lecture Notes in Computer Science, page 14-29. Springer, (2020)An Open-Hardware Coarse-Grained Reconfigurable Array for Edge Computing., , , , , and . CF, page 391-392. ACM, (2023)Thermal and Power-Aware Run-time Performance Management of 3D MPSoCs with Integrated Flow Cell Arrays., , , , and . ACM Great Lakes Symposium on VLSI, page 223-228. ACM, (2022)Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits., , , and . DAC, page 40. ACM, (2019)Architecting more than Moore: wireless plasticity for massive heterogeneous computer architectures (WiPLASH)., , , , , , , , , and 12 other author(s). CF, page 191-193. ACM, (2021)Live demonstration: ECG sensor interface in a low power SoC for wireless portable ECG monitoring., , , , , , and . BioCAS, page 187. IEEE, (2014)i-DPs CGRA: An Interleaved-Datapaths Reconfigurable Accelerator for Embedded Bio-Signal Processing., , , , , and . IEEE Embed. Syst. Lett., 11 (2): 50-53 (2019)