( en | de | ru )

 

Disambiguation of "Ghosh, Debabrata"

Author of the publication

copydeleteadd this publication to your clipboard
Hierarchical multi-level image mosaicing for autonomous navigation of UAV.

, , , , and . Intelligent Robots and Computer Vision: Algorithms and Techniques, volume 8301 of SPIE Proceedings, page 830116. SPIE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Debabrata Sen

Debabrata Samanta

Michael Ghosh

Subhajit Ghosh

Arabinda Ghosh

 

Other publications of authors with the same name

Blockchain enabled traceability - An analysis of pricing and traceability effort decisions in supply chains., , and . Eur. J. Oper. Res., 321 (3): 760-774 (2025)Differential Evolution using Jumping Genes Adaptation., , , and . IICAI, page 353-370. IICAI, (2011)Equivalence classes of circuit mutants for experimental design., and . ISCAS (6), page 432-435. IEEE, (1999)Towards a new benchmarking paradigm in EDA: analysis of equivalence class mutant circuit distributions., , and . ISPD, page 136-143. ACM, (1997)NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs., , , and . VLSI Design, page 341-346. IEEE Computer Society, (1993)Heuristics, Experimental Subjects, and Treatment Evaluation in Bigraph Crossing Minimization., , and . ACM Journal of Experimental Algorithmics, (2001)A randomized methodology for post-silicon validation of CAN and other communication modules., , and . ICACCI, page 886-890. IEEE, (2013)A 600MHz Half-Bit Level Pipelined Multiplier Macrocell., , and . VLSI Design, page 95-100. IEEE Computer Society, (1994)Effectiveness of environmental regulations: firm's decisions and welfare implications., , , and . J. Oper. Res. Soc., 75 (12): 2443-2463 (December 2024)TWTXBB: A Low Latency, High Throughput Multiplier Architecture Using a New 4 --> 2 Compressor., , and . VLSI Design, page 77-82. IEEE Computer Society, (1994)