Author of the publication

NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs.

, , , and . VLSI Design, page 341-346. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Symmetric Convolutional Filters: A Novel Way to Constrain Parameters in CNN., , and . CoRR, (2022)REDEFINE: Runtime reconfigurable polymorphic ASIC., , , , , , , , , and 1 other author(s). ACM Trans. Embed. Comput. Syst., 9 (2): 11:1-11:48 (2009)Factorization of Boolean Polynomials: Parallel Algorithms and Experimental Evaluation., , , , , and . Program. Comput. Softw., 47 (2): 108-118 (2021)Signal compression through spatial frequency-based motion estimation., , and . Integr., 22 (1-2): 115-135 (1997)Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design., , , , and . Parallel Process. Lett., 27 (3-4): 1750006:1-1750006:17 (2017)A computational engine for multirate FIR digital filtering., , and . Signal Process., 79 (2): 213-222 (1999)Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat., , and . Circuits Syst. Signal Process., 34 (10): 3241-3290 (2015)Quasi dynamic approach to layout compaction., and . Microprocessing and Microprogramming, 30 (1-5): 231-236 (1990)Low-Power Hierarchical Scan Test for Multiple Clock Domains., , and . J. Low Power Electron., 3 (1): 106-118 (2007)Energy Aware Synthesis of Application Kernels Expressed in Functional Languages on a Coarse Grained Composable Reconfigurable Array., , , , and . iNIS, page 7-12. IEEE, (2015)