Author of the publication

Circuit simplification for the symbolic analysis of analogintegrated circuits.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (4): 395-407 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient analysis of slow-varying oscillator dynamics., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (8): 1457-1467 (2004)AMGIE-A synthesis environment for CMOS analog integrated circuits., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (9): 1037-1058 (2001)Symbolic Analysis of Large Analog Integrated Circuits by Approximation During Expression Generation., , , , and . ISCAS, page 25-28. IEEE, (1994)Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits., , and . DAC, page 445-449. ACM Press, (1995)Analog design procedures for channel lengths down to 20 nm.. ICECS, page 337-340. IEEE, (2013)Identifying the Bottlenecks to the RF Performance of FinFETs., , , , , , and . VLSI Design, page 111-116. IEEE Computer Society, (2010)An efficient methodology for hierarchical synthesis of mixed-signal systems with fully integrated building block topology selection., , , , and . DATE, page 81-86. EDA Consortium, San Jose, CA, USA, (2007)Behavioral modeling of (coupled) harmonic oscillators., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 1017-1026 (2003)A performance-driven placement tool for analog integrated circuits., , and . IEEE J. Solid State Circuits, 30 (7): 773-780 (July 1995)A Design-Optimized Continuous-Time Delta-Sigma ADC for WLAN Applications., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (1): 209-217 (2007)