Author of the publication

A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing.

, , , , , , and . IEICE Trans. Inf. Syst., 96-D (9): 2003-2011 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits., , , , , , , and . VTS, page 197-202. IEEE Computer Society, (2012)Partial scan design and test sequence generation based on reduced scan shift method., , and . J. Electron. Test., 7 (1-2): 115-124 (1995)On the Efficacy of Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption., , , , , and . IEICE Trans. Inf. Syst., 104-D (6): 816-827 (2021)Removal of redundancy in combinational circuits under classification of undetectable faults., , and . Syst. Comput. Jpn., 24 (7): 31-40 (1993)BIST-oriented test pattern generator for detection of transition faults., , and . Syst. Comput. Jpn., 34 (3): 76-84 (2003)On Design for IDDQ-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies., , , , and . IEICE Trans. Inf. Syst., 88-D (4): 703-710 (2005)A Statistical Quality Model for Delay Testing., , , , and . IEICE Trans. Electron., 89-C (3): 349-355 (2006)Don't Care Identification and Statistical Encoding for Test Data Compression., , , , and . IEICE Trans. Inf. Syst., 87-D (3): 544-550 (2004)Special Section on Test and Verification of VLSIs., and . IEICE Trans. Inf. Syst., 91-D (3): 640-641 (2008)Acceleration Techniques of Multiple Fault Test Generation Using Vector Pair Analysis., , , and . IEICE Trans. Inf. Syst., 78-D (7): 811-816 (1995)