( en | de | ru )

 

Disambiguation of "Onodera, Hidetoshi"

Author of the publication

copydeleteadd this publication to your clipboard
Statistical modeling of gate-delay variation with consideration of intra-gate variability.

, , and . ISCAS (5), page 513-516. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaoru Onodera

Keiichi Onodera

Hidetoshi Yamabe

 

Other publications of authors with the same name

A Detailed Vth-Variation Analysis for Sub-100-nm Embedded SRAM Design., and . SoCC, page 315-318. IEEE, (2006)Perturbation-immune radiation-hardened PLL with a switchable DMR structure., , and . IOLTS, page 128-132. IEEE, (2013)ST: PERL package for simulation and test environment., and . ISCAS (5), page 89-92. IEEE, (2001)Statistical modeling of gate-delay variation with consideration of intra-gate variability., , and . ISCAS (5), page 513-516. IEEE, (2003)Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3560-3568 (2006)Experimental Study on Cell-Base High-Performance Datapath Design., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 3204-3207 (2003)Supply and Threshold Voltage Scaling for Minimum Energy Operation over a Wide Operating Performance Region., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 104-A (11): 1566-1576 (2021)Design of a 45 Gb/s, 98 fJ/bit, 0.02 mm2 Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS., , , , , , and . IEICE Trans. Electron., 103-C (10): 489-496 (2020)Pin accessibility evaluating model for improving routability of VLSI designs., , , , , and . SoCC, page 56-61. IEEE, (2017)A closed-form stability model for cross-coupled inverters operating in sub-threshold voltage region., , , and . ASP-DAC, page 691-696. IEEE, (2016)