( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Cross-layer system reliability assessment framework for hardware faults.

, , , , , , , , , , , , , и . ITC, стр. 1-10. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sara Vallero

Alessandro Valeri

Fluorescence resonance energy transfer between multiple chromophores studied by single-molecule spectroscopy. Uni Düsseldorf, (2009)

Alessandro Zivelonghi

Alessandro Nova

Alessandro Topa

 

Другие публикации лиц с тем же именем

Resistance impact by long connections on electrical behavior of integrated Memristive Biosensors., , , , и . ISCAS, стр. 385-388. IEEE, (2016)Memristive Biosensors Integration With Microfluidic Platform., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (12): 2120-2127 (2016)ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems., , и . IEEE Trans. Computers, 67 (10): 1462-1477 (2018)A novel methodology to increase fault tolerance in autonomous FPGA-based systems., , , , , и . IOLTS, стр. 87-92. IEEE, (2014)SyRA: Early System Reliability Analysis for Cross-Layer Soft Errors Resilience in Memory Arrays of Microprocessor Systems., , , , , , , , , и 4 other автор(ы). IEEE Trans. Computers, 68 (5): 765-783 (2019)Bayesian network early reliability evaluation analysis for both permanent and transient faults., , , , , , , и . IOLTS, стр. 7-12. IEEE, (2015)Bayesian models for early cross-layer reliability analysis and design space exploration., , , и . IOLTS, стр. 143-146. IEEE, (2019)Securing bitstream integrity, confidentiality and authenticity in reconfigurable mobile heterogeneous systems., , , , , и . AQTR, стр. 1-6. IEEE, (2018)A Bayesian model for system level reliability estimation., , , , , , , и . ETS, стр. 1-2. IEEE, (2015)Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A CLERECO EU project overview., , , , , , , , , и 1 other автор(ы). Microprocess. Microsystems, 39 (8): 1204-1214 (2015)