Author of the publication

Two-Level Minimization of Multivalued Functions with Large Offsets.

, , , and . IEEE Trans. Computers, 42 (11): 1325-1342 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Two-Level Minimization of Multivalued Functions with Large Offsets., , , and . IEEE Trans. Computers, 42 (11): 1325-1342 (1993)Highlights of VLSI Research at Berkeley., , and . FJCC, page 894-897. IEEE Computer Society, (1986)WELD - An Environment for Web-based Electronic Design., , and . DAC, page 146-151. ACM Press, (1998)On the Verification of Sequential Machines at Differing Levels of Abstraction., , and . DAC, page 271-276. IEEE Computer Society Press / ACM, (1987)Experiments on the synthesis and testability of non-scan finite state machines., , and . EURO-DAC, page 537-542. IEEE Computer Society Press, (1992)Integration of retiming with architectural floorplanning., , , and . Integr., 29 (1): 25-43 (2000)A synthesis and optimization procedure for fully and easily testable sequential machines., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (10): 1100-1107 (1989)Algorithms for the transient simulation of lossy interconnect., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (1): 96-104 (1994)Algorithms for hardware allocation in data path synthesis., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (7): 768-781 (1989)System-level design: orthogonalization of concerns andplatform-based design., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (12): 1523-1543 (2000)