( en | de | ru )

 

Disambiguation of "Han, Ki Jin"

Author of the publication

copydeleteadd this publication to your clipboard
Numerical Verification of Dielectric Contactor as Auxiliary Loads for Measuring the Multi-Port Network Parameter of Vertical Interconnection Array.

, , and . IEEE Access, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jin-Ki Son

Jin-Ki Lee

Ki-Heung Han

Ki Jik Han

Ki-Sang Han

 

Other publications of authors with the same name

Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC., , , and . ACM Trans. Design Autom. Electr. Syst., 21 (3): 44:1-44:19 (2016)Novel adaptive power gating strategy of TSV-based multi-layer 3D IC., , , and . ISQED, page 537-541. IEEE, (2015)Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (6): 846-859 (2009)Adversarial attacks and defenses on AI in medical imaging informatics: A survey., , and . Expert Syst. Appl., (2022)Hyperloop Communications: Unveiling Electromagnetic Propagation in the Hyperloop Tube., , and . IEEE Veh. Technol. Mag., 17 (3): 65-74 (2022)Stator Impedance Modeling Platform for the Electromagnetic Compatibility Aware Design of 3.7- to 7.5-KW Squirrel-Cage Induction Motors., , , and . IEEE Trans. Ind. Electron., 68 (11): 11255-11265 (2021)Power Integrity Coanalysis Methodology for Multi-Domain High-Speed Memory Systems., , , and . IEEE Access, (2019)Frequency-Dependent Bearing Voltage Model for Squirrel-Cage Induction Motors., , and . IEEE Trans. Ind. Electron., 69 (5): 5071-5080 (2022)Numerical Verification of Dielectric Contactor as Auxiliary Loads for Measuring the Multi-Port Network Parameter of Vertical Interconnection Array., , and . IEEE Access, (2020)Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study., , , and . DATE, page 885-888. IEEE, (2018)