( en | de | ru )

 

Disambiguation of "Chuang, Pierce"

Author of the publication

copydeleteadd this publication to your clipboard
26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection.

, , , , , , , , , and . ISSCC, page 444-445. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Morgan Pierce

Weihaw Chuang

Chuang Liu

Yatzu Chuang

Lewis Chuang

 

Other publications of authors with the same name

Now It Sounds Like You: Learning Personalized Vocabulary On Device., , , and . CoRR, (2023)Suppression of on-chip power supply noise generated by a 64-bit static logic ALU block., , , and . VLSI-SoC, page 201-206. IEEE, (2012)Across the Stack Opportunities for Deep Learning Acceleration., , , , , , , , , and 21 other author(s). ISLPED, page 35:1-35:2. ACM, (2018)Analysis of power supply noise mitigation circuits., , , and . CCECE, page 1250-1255. IEEE, (2011)Improving Efficiency in Neural Network Accelerator Using Operands Hamming Distance optimization., , , , and . CoRR, (2020)IBM z14 design methodology enhancements in the 14-nm technology node., , , , , , , , , and 11 other author(s). IBM J. Res. Dev., 62 (2/3): 9:1-9:12 (2018)A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparator., , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (2): 108-112 (2012)A Scalable Multi- TeraOPS Deep Learning Processor Core for AI Trainina and Inference., , , , , , , , , and 21 other author(s). VLSI Circuits, page 35-36. IEEE, (2018)Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops., , , , and . ISQED, page 583-590. IEEE, (2011)Comparative analysis and study of metastability on high-performance flip-flops., , and . ISQED, page 853-860. IEEE, (2010)