( en | de | ru )

 

Disambiguation of "Udayakumar, H."

Author of the publication

copydeleteadd this publication to your clipboard
A Methodology for Fast Vector Based Power Supply and Substrate Noise Analyses.

, , and . VLSI Design, page 808-811. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

H -H Kaatz

Florian H H Giesert

Lobna H airall h

Christoph H -H Traulsen

Albrecht H -H Meyer

 

Other publications of authors with the same name

A Methodology for Fast Vector Based Power Supply and Substrate Noise Analyses., , and . VLSI Design, page 808-811. IEEE Computer Society, (2005)A Design Methodology for a Fully Synthesized High Speed DSP Core in a Deep Sub-Micron Technology., , , , , , and . ICCD, page 340-347. IEEE Computer Society, (1999)Clock gating for power optimization in ASIC design cycle theory & practice., , , , , and . ISLPED, page 307-308. ACM, (2008)Challenges in the Design of a Scalable Data-Acquisition and Processing System-on-Silicon., , , , , , , , , and 3 other author(s). ASP-DAC/VLSI Design, page 781-788. IEEE Computer Society, (2002)A Methodology for Switching Activity Based IO Powerpad Optimisation., , and . VLSI Design, page 794-797. IEEE Computer Society, (2006)Package-silicon co-design - Experiment with an SOC design., , , , , , and . VLSI Design, page 531-. IEEE Computer Society, (2004)An Approach to Measure the Performance Impact of Dynamic Voltage Fluctuations Using Static Timing Analysis., , , and . VLSI Design, page 519-524. IEEE Computer Society, (2009)Memory Power Modeling - A Novel Approach., , , , , and . ISVLSI, page 263-268. IEEE Computer Society, (2008)An SSO Based Methodology for EM Emission Estimation from SoCs., , , and . ISQED, page 297-300. IEEE Computer Society, (2008)A Framework for Cost vs. Performance Tradeoffs in the Design of Digital Signal Processor Cores., , , , , , and . VLSI Design, page 468-. IEEE Computer Society, (2000)