Author of the publication

A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss.

, , , , , , , , , , , , and . ISSCC, page 114-116. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Java Threads: Understanding and Mastering Concurrent Programming, and . O'Reilly, Sebastopol, CA, 3 edition, (2004)Java threads - Java 2 (2. ed.)., and . O'Reilly, (1999)Microarchitecture and Circuits for a 200 MHz Out-of-Order Soft Processor Memory System., , and . ACM Trans. Reconfigurable Technol. Syst., 10 (1): 7:1-7:22 (2016)Java threads - understanding and mastering concurrent programming: covers J2SE 5.o (3. ed.)., and . O'Reilly, (2004)HD-Map Aided LiDAR-INS Extrinsic Calibration., , , , , and . ITSC, page 3136-3143. IEEE, (2021)Assessing design dependencies in modular systems., , and . SysCon, page 1-8. IEEE, (2016)Implications of Historical Trends in the Electrical Efficiency of Computing, , , and . IEEE Annals of the History of Computing, 33 (3): 46--54 (2011)Jini in a nutshell - a desktop quick reference., and . O'Reilly, (2000)8.4 A 116Gb/s DSP-Based Wireline Transceiver in 7nm CMOS Achieving 6pJ/b at 45dB Loss in PAM-4/Duo-PAM-4 and 52dB in PAM-2., , , , , , , , , and 10 other author(s). ISSCC, page 132-134. IEEE, (2021)Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor., , , , , , , , , and . PACT, page 52-61. ACM, (2008)